




FIG.3










FIG.6

## FIG.7

INSTRUCTION	MNEMONIC	OPERATION					
TYPE	INSTRUCTION						
	NOP	No operation but just clock is executed					
NO OPERATION	MOVE	Mayo word between registers or memories					
DATA	MOVU	Move lower word (lower bits) between					
TRANSMISSION	INOVW	- mi store					
	MOVB	Move lower byte (lower bits) between registers					
	1.10 4 12						
ARITHMETIC	ADD	Add word integers					
	ADC	Add carry and word integer					
OPERATION	ADW	Add lower word					
	AWC	Add lower word and carry					
	SUB	Subtract word integer					
	SBW	Subtract lower word					
	OR	OR operation of word					
LOGICAL	AND	AND operation of word					
OPERATION	XOR	Evaluative-OR operation of word					
	NOT	operation of word					
	NTW	NOT (inverse) operation of lower word and					
	MIM	no operation of upper word					
	NTB	operation by byte					
	SFL	Shift left to upper byte and fill 0 to					
	25.17	lower byte					
	ROTL						
	SFR	Shift right to lower byte and fill 0 to					
	SIR	upper byte					
	ROTR	Rotate to right					
BIT OPERATION		Get first bit '1' position from lower most					
BIT OPERATION		bit of source operand					
	BSR	Get first bit '1' position from upper mos					
	50	bit of source operand 2 based o					
	BT	Offset bit of source operand 2 based o					
		source operand 1. Set result bit to carr					
		flag of flag register.					

F 1 G. 8

eence	INSTRUCTION	SECTION WHICH OF PACKET C IS STORED IN PACKET ACCESS REGISTER UNIT								
ORDER NUMBER	Matheories	p7	p6	p5	p4	p3	p2	p1	p0	
1	ANOP	с0								
2	ANOP	c1	c1 c0					├		
3	ANOP	c2	c2 ' c1							
4	ANOP	c3	c2	c1	c0					
5	AMOVE r0 p7	c4	сЗ	c2	c1	c0		<del>                                     </del>		
6	AADD r0 r0 p7	C5	c4	сЗ	c2	c1	c0	<del>  </del>		
7	AADC r0 r0 p7	с6	c5	c4	c3	c2	c1	c0	c0	
8	AADC r0 r0 p7	c7	с6	c5	c4	c3	c2	c1	+	
9	AADC r0 r0 p7	c8	c7	с6	c5	c4	c3	c2	c1	
10	AADC r0 r0 \$0	c9	c8	c7	c6	c5	c4	c3	c2	
11	AMOVE r1 r0	c10	с9	c8	c7	c6	c5	c4	c3	
12	ASFR r0 r0 \$16	c11	c10	с9	с8	c7	c6	c5	c4	
13	AADW r0 r0 r1	c12	c11	c10	с9	с8	c7	c6	c5	
	ANTW r0 r0	c13	c13 c12		c10	c9	c8	c7	c6	
14	≠MOVE e0 \$1	-  c14	4 c13	c12	c11	c10	с9	c8	c7	





FIG.9



p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 30C PACKET DATA PROCESSOR 34 36p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 30B PACKET DATA PROCESSOR CLOCK-SYNCHRONIZED DATA DIRECTION IP HEADER / ETHERNET IP HEADER LENGTH 5 32 347 36-} OPERATION PART p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 PACKET ACCESS REGISTER UNIT MAGNIFICATION 30A PACKET DATA PROCESSOR PACKET C DATA 5 FCS PACKET C REGISTER UNIT 34 INTERMEDIATE W REGISTER UNIT GENERAL PURPOSE DATA

FIG.11

## F I G. 12

	INSTRUCTION ORDER OF PACKET		INSTRUCTION ORDER OF PACKET INDATA PROCESSOR 30B				ASTRUCTION ORDER OF PACKET ATA PROCESSOR 30C			
SER. NO	DATA PRO ORDER NUMBER	OCESSOR 30A INSTRUCTION	ORDER NUMBER		INSTRUCTION		₹ R	INSTRUCTION		
	1	ANOP								
	2	AMOVE r1 \$0				-				
	3	ANOT 'r1 r1		_						
<del>-</del> 4	4	ASFR r1 r1 \$24		1_			-+			
 5	5	ASFR r1 p7 \$16		1		+-	-			
6	6	AAND r0 r0 r1				╂				
7	7	ASUB r0 r0 \$5		_		+-				
8	8	<move \$1<="" e3="" td=""><td></td><td>+</td><td></td><td>+</td><td>_</td><td></td></move>		+		+	_			
9	1		1		NOP	+				
10	1		2		NOP	╁				
11			3		NOP	+-				
12			4	L.	ANOP AMOVE r0 p7	十				
13		·	5		AADD r0 r0 p7	+				
14			6	-+	AADC r0 r0 p7	十				
15	5		7	-+	AADC r0 r0 p7	十				
10	3		8	+	AADC r0 r0 p7	+	1	ANOP		
1	7	. :	9		AADC r0 r0 \$0	十	2	ANOP		
1	8		10		AMOVE r1 r0	1	3	ANOP		
1	9		1	2	ASFR r0 r0 \$1	6	4	AMOVE r3 \$0		
2	20			13	AADW r0 r0 r1		5	ANOT r3 r3		
	21				ANTW r0 r0		6	ASFR r3 r3 \$8		
	22			15	≠MOVE e0 \$1		7	AMOVE r0 p7		
	23						8	ASFR r1 r0 \$24		
	24						9	ASUB r1 r1 \$1		
	25	· · · · · · · · · · · · · · · · · · ·					10	=MOVE e3 \$1		
	26				+		11	ASFL r1 r1 \$24		
	27				-		12	AAND r0 r0 r3		
	28						13	AADD p0 r1 r0		
	29									

p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 30C PACKET DATA PROCESSOR 5 36 -34 4 -60 .62 -61 GLOBAL REGISTER UNIT p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 |g6|g5|g4|g3|g2|g1|g0| 30B PACKET DATA PROCESSOR SELECTOR SELECTOR ČLÓCK-SYNCHRONIZED DATA DIRECTION 34 36 97 OPERATION 30A PACKET DATA PART p7p6p5p4p3p2p1p0 e7e6e5e4e3e2e1e0 PACKET ACCESS REGISTER UNIT PROCESSOR 5 PACKET C REGISTER UNIT REGISTER UNIT INTERMEDIATE GENERAL 36 PURPOSE DATA

FIG.13

FIG.14





FIG.15



PACKET ARRIVAL SIGNAL | INSTRUCTION | ORDER **PACKET** sp10, SELECTOR HOP se10 v  $\sim 39$ PACKET ACCESS REGISTER UNIT |SELECTOR|+|e0| 38 INSTRUCTION DECODER 37 REGISTER CONTROLLER FLAG + PROGRAM COUNTER INTERMEDIATE DATA REGISTER UNIT ) IMNEDIATE VALUE |SELECTOR |-- |p5| |SELECTOR|+|e5| SELECTOR 35 SELECTOR. SELECTOR SELECTOR OPERATION PARTA |SELECTOR|-|p6| |SELECTOR|+|e6| OPERATION RESULT 36 PACKET DATA PROCESSOR SELECTOR GENERAL PURPOSE REGISTER UNIT SELECTOR H-P7 SELECTOR |-- |e7 | Ð φ 7 4  $\mathcal{L}$  $\mathcal{C}$ 5 SELECTOR Û PACKET 232 234 30

FIG.16

FIG.17

